久芯网

LFE2-50SE-5FN484I

  • 描述:电源电压: 1.14伏~1.26伏 供应商设备包装: 484-FPBGA(23x23) 工作温度: -40摄氏度~100摄氏度(TJ) 安装类别: 表面安装
  • 品牌: 莱迪思 (Lattice)
  • 交期:5-7 工作日
渠道:
  • 自营
  • 得捷
  • 贸泽

起订量: 60

  • 库存: 0
  • 单价: ¥1,084.62667
  • 数量:
    - +
  • 总计: ¥65,077.60
在线询价

温馨提示: 请填写以下信息,以便客户代表及时与您沟通联系。

规格参数

  • 制造厂商 莱迪思 (Lattice)
  • 部件状态 可供货
  • 闸门数量 -
  • 安装类别 表面安装
  • 工作温度 -40摄氏度~100摄氏度(TJ)
  • 包装/外壳 484-BBGA
  • 电源电压 1.14伏~1.26伏
  • 供应商设备包装 484-FPBGA(23x23)
  • 逻辑阵列块/可配置逻辑块数量 6000
  • RAM 总位数 396288
  • 逻辑元件/单元的数量 48000
  • 输入/输出数量 339

LFE2-50SE-5FN484I 产品详情

The LatticeECP2/M family of FPGA devices is optimized to deliver high performance features such as advanced DSP blocks, high speed SERDES (LatticeECP2M family only) and high speed source synchronous interfaces in an economical FPGA fabric. This combination was achieved through advances in device architecture and the use of 90nm technology. The LatticeECP2/M FPGA fabric is optimized with high performance and low cost in mind. The LatticeECP2/M devices include LUT-based logic, distributed and embedded memory, Phase Locked Loops (PLLs), Delay Locked Loops (DLLs), pre-engineered source synchronous I/O support, enhanced sysDSP blocks and advanced configuration support, including encryption (���S��� versions only) and dual boot capabilities. The LatticeECP2M device family features high speed SERDES with PCS. These high jitter tolerance and low transmission jitter SERDES with PCS blocks can be configured to support an array of popular data protocols including PCI Express, Ethernet (1GbE and SGMII), OBSAI and CPRI. Transmit Pre-emphasis and Receive Equalization settings make SERDES suitable for chip to chip and small form factor backplane applications. Lattice Diamond庐 design software allows large complex designs to be efficiently implemented using the LatticeECP2/M FPGA family. Synthesis library support for LatticeECP2/M is available for popular logic synthesis tools. The Diamond software uses the synthesis tool output along with the constraints from its floor planning tools to place and route the design in the LatticeECP2/M device. The Diamond design tool extracts the timing from the routing and back-annotates it into the design for timing verification. Lattice provides many pre-engineered IP (Intellectual Property) modules for the LatticeECP2/M family. By using these IP cores as standardized blocks, designers are free to concentrate on the unique aspects of their design, increasing their productivity.

Feature

■ High Logic Density for System Integration 

• 6K to 95K LUTs 

• 90 to 583 I/Os 

 ■ Embedded SERDES (LatticeECP2M Only) 

• Data Rates 250 Mbps to 3.125 Gbps 

• Up to 16 channels per device PCI Express, Ethernet (1GbE, SGMII), OBSAI, CPRI and Serial RapidIO. 

■ sysDSP™ Block 

• 3 to 42 blocks for high performance multiply and accumulate 

• Each block supports 

– One 36x36, four 18X18 or eight 9X9 multipliers 

■ Flexible Memory Resources 

• 55Kbits to 5308Kbits sysMEM™ Embedded Block RAM (EBR) 

– 18Kbit block 

– Single, pseudo dual and true dual port 

– Byte Enable Mode support 

• 12K to 202Kbits distributed RAM 

– Single port and pseudo dual port 

■ sysCLOCK Analog PLLs and DLLs 

• Two GPLLs and up to six SPLLs per device 

– Clock multiply, divide, phase & delay adjust 

– Dynamic PLL adjustment 

• Two general purpose DLLs per device


■ Pre-Engineered Source Synchronous I/O 

• DDR registers in I/O cells 

• Dedicated gearing logic 

• Source synchronous standards support 

– SPI4.2, SFI4 (DDR Mode), XGMII 

– High Speed ADC/DAC devices 

• Dedicated DDR and DDR2 memory support 

– DDR1: 400 (200MHz) / DDR2: 533 (266MHz) 

• Dedicated DQS support 

■ Programmable sysI/O™ Buffer Supports Wide Range Of Interfaces 

• LVTTL and LVCMOS 33/25/18/15/12 

• SSTL 3/2/18 I, II 

• HSTL15 I and HSTL18 I, II 

• PCI and Differential HSTL, SSTL 

• LVDS, RSDS, Bus-LVDS, MLVDS, LVPECL 

■ Flexible Device Configuration 

• 1149.1 Boundary Scan compliant 

• Dedicated bank for configuration I/Os 

• SPI boot flash interface 

• Dual boot images supported 

• TransFR™ I/O for simple field updates 

• Soft Error Detect macro embedded 

■ Optional Bitstream Encryption (LatticeECP2/M “S” Versions Only) 

■ System Level Support 

• ispTRACY™ internal logic analyzer capability 

• On-chip oscillator for initialization & general use 

• 1.2V power supply



LFE2-50SE-5FN484I所属分类:现场可编程门阵列(FPGA),LFE2-50SE-5FN484I 由 莱迪思 (Lattice) 设计生产,可通过久芯网进行购买。LFE2-50SE-5FN484I价格参考¥1084.626665,你可以下载 LFE2-50SE-5FN484I中文资料、PDF数据手册、Datasheet数据手册功能说明书,可查询LFE2-50SE-5FN484I规格参数、现货库存、封装信息等信息!

莱迪思 (Lattice)

莱迪思 (Lattice)

莱迪思半导体是低功耗可编程的领导者。在不断增长的通信、计算、工业、汽车和消费市场中,他们通过网络解决客户问题,从边缘到云。他们的技术、长期关系以及对世界一流支持的承诺,让他们的客户能够快速、轻松地释放他...

展开
会员中心 微信客服
客服
回到顶部