久芯网

LFEC33E-3FN672C

  • 描述:电源电压: 1.14伏~1.26伏 供应商设备包装: 672-FPBGA (27x27) 工作温度: 0摄氏度~85摄氏度(TJ) 安装类别: 表面安装
  • 品牌: 莱迪思 (Lattice)
  • 交期:5-7 工作日
渠道:
  • 自营
  • 得捷
  • 贸泽

起订量: 1

  • 库存: 0
  • 单价: ¥171.41047
  • 数量:
    - +
  • 总计: ¥171.41
在线询价

温馨提示: 请填写以下信息,以便客户代表及时与您沟通联系。

规格参数

  • 制造厂商 莱迪思 (Lattice)
  • 逻辑阵列块/可配置逻辑块数量 -
  • 闸门数量 -
  • 安装类别 表面安装
  • 工作温度 0摄氏度~85摄氏度(TJ)
  • 电源电压 1.14伏~1.26伏
  • 包装/外壳 672-BBGA
  • 供应商设备包装 672-FPBGA (27x27)
  • 部件状态 过时的
  • 逻辑元件/单元的数量 32800
  • RAM 总位数 434176
  • 输入/输出数量 496

LFEC33E-3FN672C 产品详情

The LatticeECP/EC family of FPGA devices has been optimized to deliver mainstream FPGA features at low cost. For maximum performance and value, the LatticeECP (EConomy Plus) FPGA concept combines an efficient FPGA fabric with high-speed dedicated functions. Lattice’s first family to implement this approach is the LatticeECP-DSP (EConomy Plus DSP) family, providing dedicated high-performance DSP blocks on-chip. The LatticeEC™ (EConomy) family supports all the general purpose features of LatticeECP devices without dedicated function blocks to achieve lower cost solutions. 

The LatticeECP/EC FPGA fabric, which was designed from the outset with low cost in mind, contains all the critical FPGA elements: LUT-based logic, distributed and embedded memory, PLLs and support for mainstream I/Os. Dedicated DDR memory interface logic is also included to support this memory that is becoming increasingly prevalent in cost-sensitive applications. 

The ispLEVER® design tool from Lattice allows large complex designs to be efficiently implemented using the LatticeECP/EC family of FPGA devices. Synthesis library support for LatticeECP/EC is available for popular logic synthesis tools. The ispLEVER tool uses the synthesis tool output along with the constraints from its floor planning tools to place and route the design in the LatticeECP/EC device. The ispLEVER tool extracts the timing from the routing and back-annotates it into the design for timing verification. 

Lattice provides many pre-designed IP (Intellectual Property) ispLeverCORE™ modules for the LatticeECP/EC family. By using these IPs as standardized blocks, designers are free to concentrate on the unique aspects of their design, increasing their productivity.

Feature

■ Extensive Density and Package Options 

• 1.5K to 41K LUT4s 

• 65 to 576 I/Os 

 • Density migration supported 

■ sysDSP™ Block (LatticeECP™ Versions) 

• High performance multiply and accumulate 

• 4 to 10 blocks 

− 4 to 10 36x36 multipliers or 

– 16 to 40 18x18 multipliers or 

− 32 to 80 9x9 multipliers 

■ Embedded and Distributed Memory 

• 18 Kbits to 645 Kbits sysMEM™ Embedded Block RAM (EBR) 

• Up to 163 Kbits distributed RAM 

• Flexible memory resources: 

− Distributed and block memory 

■ Flexible I/O Buffer 

• Programmable sysIO™ buffer supports wide range of interfaces:


− LVCMOS 3.3/2.5/1.8/1.5/1.2 

− LVTTL − SSTL 3/2 Class I, II, SSTL18 Class I 

− HSTL 18 Class I, II, III, HSTL15 Class I, III 

− PCI 

− LVDS, Bus-LVDS, LVPECL, RSDS 

■ Dedicated DDR Memory Support 

• Implements interface up to DDR400 (200MHz) 

 ■ sysCLOCK™ PLLs 

• Up to 4 analog PLLs per device 

• Clock multiply, divide and phase shifting 

■ System Level Support 

• IEEE Standard 1149.1 Boundary Scan, plus ispTRACY™ internal logic analyzer capability 

• SPI boot flash interface 

• 1.2V power supply 

■ Low Cost FPGA 

• Features optimized for mainstream applications 

• Low cost TQFP and PQFP packaging



LFEC33E-3FN672C所属分类:现场可编程门阵列(FPGA),LFEC33E-3FN672C 由 莱迪思 (Lattice) 设计生产,可通过久芯网进行购买。LFEC33E-3FN672C价格参考¥171.410471,你可以下载 LFEC33E-3FN672C中文资料、PDF数据手册、Datasheet数据手册功能说明书,可查询LFEC33E-3FN672C规格参数、现货库存、封装信息等信息!

莱迪思 (Lattice)

莱迪思 (Lattice)

莱迪思半导体是低功耗可编程的领导者。在不断增长的通信、计算、工业、汽车和消费市场中,他们通过网络解决客户问题,从边缘到云。他们的技术、长期关系以及对世界一流支持的承诺,让他们的客户能够快速、轻松地释放他...

展开
会员中心 微信客服
客服
回到顶部