久芯网

XC4010XL-3PC84I

  • 描述:电源电压: 3V~3.6V 闸门数量: ten thousand 供应商设备包装: 84-PLCC (29.31x29.31) 工作温度: -40摄氏度~100摄氏度(TJ) 安装类别: 表面安装
  • 品牌: AMD塞琳思 (AMD Xilinx)
  • 交期:5-7 工作日
渠道:
  • 自营
  • 得捷
  • 贸泽

起订量: 1

  • 库存: 0
  • 单价: ¥15,031.37869
  • 数量:
    - +
  • 总计: ¥15,031.38
在线询价

温馨提示: 请填写以下信息,以便客户代表及时与您沟通联系。

规格参数

  • 安装类别 表面安装
  • 工作温度 -40摄氏度~100摄氏度(TJ)
  • 包装/外壳 84-LCC (J-Lead)
  • 制造厂商 AMD塞琳思 (AMD Xilinx)
  • 闸门数量 ten thousand
  • 电源电压 3V~3.6V
  • 供应商设备包装 84-PLCC (29.31x29.31)
  • 部件状态 过时的
  • 输入/输出数量 61
  • 逻辑阵列块/可配置逻辑块数量 400
  • 逻辑元件/单元的数量 950
  • RAM 总位数 12800

XC4010XL-3PC84I 产品详情

The XC4010XL-3PC84I Field-Programmable Gate Array Family is engineered to deliver low cost. Building on experiences gained with three previous successful SRAM FPGA families, the XC4010X Lfamily brings a robust feature set to programmable logic design. The VersaBlock™ logic module, the VersaRing I/O interface, and a rich hierarchy of interconnect resources combine to enhance design flexibility and reduce time-to-market. Complete support for the XC4010XL-3PC84I family is delivered through the familiar Xilinx software environment. The  XC4010XL-3PC84I family is fully supported on popular workstation and PC platforms. Popular design entry methods are fully supported, including ABEL, schematic capture, VHDL, and Verilog HDL synthesis. Designers utilizing logic synthesis can use their existing tools to design with the XC4010XL-3PC84I devices.

 

Feature

• Low-cost, register/latch rich, SRAM based reprogrammable architecture

- 0.5µm three-layer metal CMOS process technology

- 256 to 1936 logic cells (3,000 to 23,000 “gates”)

- Price competitive with Gate Arrays

• System Level Features

- System performance beyond 50 MHz

- 6 levels of interconnect hierarchy

- VersaRing™ I/O Interface for pin-locking

- Dedicated carry logic for high-speed arithmetic functions

- Cascade chain for wide input functions

- Built-in IEEE 1149.1 JTAG boundary scan test circuitry on all I/O pins

- Internal 3-state bussing capability

- Four dedicated low-skew clock or signal distribution nets

• Versatile I/O and Packaging

- Innovative VersaRing™ I/O interface provides a high logic cell to I/O ratio, with up to 244 I/O signals

- Programmable output slew-rate control maximizes performance and reduces noise

- Zero Flip-Flop hold time for input registers simplifies system timing

- Independent Output Enables for external bussing

XC4010XL-3PC84I所属分类:现场可编程门阵列(FPGA),XC4010XL-3PC84I 由 AMD塞琳思 (AMD Xilinx) 设计生产,可通过久芯网进行购买。XC4010XL-3PC84I价格参考¥15031.378685,你可以下载 XC4010XL-3PC84I中文资料、PDF数据手册、Datasheet数据手册功能说明书,可查询XC4010XL-3PC84I规格参数、现货库存、封装信息等信息!
会员中心 微信客服
客服
回到顶部