Feature
Flexible clock management circuitry with up to four phase-locked loops (PLLs)
– Built-in low-skew clock tree
– Up to eight global clock signals
– ClockLock® feature reducing clock delay and skew
– ClockBoost® feature providing clock multiplication and division
– ClockShiftTM programmable clock phase and delay shifting
■ Powerful I/O features
– Compliant with peripheral component interconnect Special Interest Group (PCI SIG) PCI Local Bus Specification,Revision 2.2 for 3.3-V operation at 33 or 66 MHz and 32 or 64 bits
– Support for high-speed external memories, including DDR SDRAM and ZBT SRAM (ZBT is a trademark of Integrated Device Technology, Inc.)
– Bidirectional I/O performance (tCO + tSU) up to 250 MHz
– LVDS performance up to 840 Mbits per channel
– Direct connection from I/O pins to local interconnect providing fast tCO and tSU times for complex logic
– MultiVolt I/O interface support to interface with 1.8-V, 2.5-V
– Built-in low-skew clock tree
– Up to eight global clock signals
– ClockLock® feature reducing clock delay and skew
– ClockBoost® feature providing clock multiplication and division
– ClockShiftTM programmable clock phase and delay shifting
■ Powerful I/O features
– Compliant with peripheral component interconnect Special Interest Group (PCI SIG) PCI Local Bus Specification,Revision 2.2 for 3.3-V operation at 33 or 66 MHz and 32 or 64 bits
– Support for high-speed external memories, including DDR SDRAM and ZBT SRAM (ZBT is a trademark of Integrated Device Technology, Inc.)
– Bidirectional I/O performance (tCO + tSU) up to 250 MHz
– LVDS performance up to 840 Mbits per channel
– Direct connection from I/O pins to local interconnect providing fast tCO and tSU times for complex logic
– MultiVolt I/O interface support to interface with 1.8-V, 2.5-V
