MC74HC390ADR2

High-Performance Silicon-Gate CMOS The MC74HC390ADR2 is identical in pinout to the LS390. The device inputs are compatible with standard CMOS outputs; with pullup resistors,they are compatible with LSTTL outputs.This device consists of two independent 4-bit counters, each composed of a divide-by-two and a divide-by-five section. The divide-by-two and divide-by-five counters have separate clock inputs, and can be cascaded to implement various combinations of divide-by-2 and/or divide-by-5 up to a divide-by-100 counter.Flip-flops internal to the counters are triggered by high-to-low transitions of the clock input. A separate, asynchronous reset is provided for each 4-bitcounter. State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used as clocks or strobes except when gated with the Clock of the HC390A.

Feature

(Picture: Pinout)