MC100EP51DG

The MC100EP51DG is a differential clock D-type Flip-flop with reset. It is functionally equivalent to the EL51 and LVEL51 devices. The reset input is an asynchronous, level triggered signal. Data enters the master portion of the flip-flop when the clock is low and is transferred to the slave and thus the outputs, upon a positive transition of the clock. The differential clock inputs of the EP51 allow the device to be used as a negative edge triggered flip-flop. The differential input employs clamp circuitry to maintain stability under open input conditions. When left open, the CLK input will be pulled down to VEE and the CLK\ input will be biased at VCC/2. The 100 series contains temperature compensation.

Feature