久芯网

UC3525BDW

  • 描述:输出类别: 晶体管驱动器 拓扑结构: 降压、升压、反激、正向转换器、全桥、半桥、推挽 输出配置: 阳性的 开关频率: 100赫兹~400千赫兹 供应商设备包装: 16-SOIC
  • 品牌: 德州仪器 (Texas)
  • 交期:5-7 工作日
渠道:
  • 自营
  • 得捷
  • 贸泽

展开

起订量: 1

数量 单价 合计
1+ 53.81474 53.81474
10+ 48.64331 486.43316
25+ 46.38353 1159.58830
100+ 40.27342 4027.34210
250+ 38.46327 9615.81900
500+ 37.35337 18676.68700
  • 库存: 4143
  • 单价: ¥53.81475
  • 数量:
    - +
  • 总计: ¥53.81
在线询价

温馨提示: 请填写以下信息,以便客户代表及时与您沟通联系。

规格参数

  • 部件状态 可供货
  • 输出类别 晶体管驱动器
  • 输出配置 阳性的
  • 输出阶段 one
  • 同步整流装置 Yes
  • 时钟同步 Yes
  • 串口 -
  • 安装类别 表面安装
  • 供应商设备包装 16-SOIC
  • 工作温度 0摄氏度~70摄氏度(TA)
  • 制造厂商 德州仪器 (Texas)
  • 功能 上一步,下一步,上一步/下一步
  • 拓扑结构 降压、升压、反激、正向转换器、全桥、半桥、推挽
  • 输出数量 two
  • 最大占空比 49%
  • 包装/外壳 16-SOIC(0.295“,7.50毫米宽)
  • 控制功能特性 死区时间控制、频率控制、斜坡、软启动
  • 电源电压 (Vcc/Vdd) 8V ~ 35V
  • 开关频率 100赫兹~400千赫兹

UC3525BDW 产品详情

The UC1525B/1527B series of pulse width modulator integrated circuits are designed to offer improved performance and lowered external parts count when used in designing all types of switching power supplies. The on-chip +5.1V buried zener reference is trimmed to ±0.75% and the input common-mode range of the error amplifier includes the reference voltage, eliminating external resistors. A sync input to the oscillator allows multiple units to be slaved or a single unit to be synchronized to an external system clock. A single resistor between the CT and the discharge terminals provide a wide range of dead time adjustment. These devices also feature built-in soft-start circuitry with only an external timing capacitor required. A shutdown terminal controls both the soft-start circuitry and the output stages, providing instantaneous turn off through the PWM latch with pulsed shutdown, as well as soft-start recycle with longer shutdown commands. These functions are also controlled by an undervoltage lockout which keeps the outputs off and the soft-start capacitor discharged for subnormal input voltages. This lockout circuitry includes approximately 500mV of hysteresis for jitter-free operation. Another feature of these PWM circuits is a latch following the comparator. Once a PWM pulse has been terminated for any reason, the outputs will remain off for the duration of the period. The latch is reset with each clock pulse. The output stages are totem-pole designs capable of sourcing or sinking in excess of 200mA. The UC1525B output stage features NOR logic, giving a LOW output for an OFF state. The UC1527B utilizes OR logic which results in a HIGH output level when OFF.

Feature

  • 8 to 35V Operation
  • 5.1V Buried Zener Reference Trimmed to ±0.75%
  • 100Hz to 500kHz Oscillator Range
  • Separate Oscillator Sync Terminal
  • Adjustable Deadtime Control
  • Internal Soft-Start
  • Pulse-by-Pulse Shutdown
  • Input Undervoltage Lockout with Hysteresis
  • Latching PWM to Prevent Multiple Pulses
  • Dual Source/Sink Output Drivers
  • Low Cross Conduction Output Stage
  • Tighter Reference Specifications
Description

The UC1525B/1527B series of pulse width modulator integrated circuits are designed to offer improved performance and lowered external parts count when used in designing all types of switching power supplies. The on-chip +5.1V buried zener reference is trimmed to ±0.75% and the input common-mode range of the error amplifier includes the reference voltage, eliminating external resistors. A sync input to the oscillator allows multiple units to be slaved or a single unit to be synchronized to an external system clock. A single resistor between the CT and the discharge terminals provide a wide range of dead time adjustment. These devices also feature built-in soft-start circuitry with only an external timing capacitor required. A shutdown terminal controls both the soft-start circuitry and the output stages, providing instantaneous turn off through the PWM latch with pulsed shutdown, as well as soft-start recycle with longer shutdown commands. These functions are also controlled by an undervoltage lockout which keeps the outputs off and the soft-start capacitor discharged for subnormal input voltages. This lockout circuitry includes approximately 500mV of hysteresis for jitter-free operation. Another feature of these PWM circuits is a latch following the comparator. Once a PWM pulse has been terminated for any reason, the outputs will remain off for the duration of the period. The latch is reset with each clock pulse. The output stages are totem-pole designs capable of sourcing or sinking in excess of 200mA. The UC1525B output stage features NOR logic, giving a LOW output for an OFF state. The UC1527B utilizes OR logic which results in a HIGH output level when OFF.

UC3525BDW所属分类:DC - DC开关控制器,UC3525BDW 由 德州仪器 (Texas) 设计生产,可通过久芯网进行购买。UC3525BDW价格参考¥53.814747,你可以下载 UC3525BDW中文资料、PDF数据手册、Datasheet数据手册功能说明书,可查询UC3525BDW规格参数、现货库存、封装信息等信息!

德州仪器 (Texas)

德州仪器 (Texas)

德州仪器公司(TI)是一家开发模拟IC和嵌入式处理器的全球半导体设计和制造公司。通过雇用世界上最聪明的人,TI创造了塑造技术未来的创新。如今,TI正在帮助超过10万名客户改变未来。

会员中心 微信客服
客服
回到顶部