The M74HC259YRM13TR is a high-speed CMOS 8-bit addressable latch manufactured with silicon gate C2MOS technology.
The M74HC259YRM13TR has single data input (D) 8 latch outputs (Q0-Q7), 3 address inputs (A, B, and C), common enable input (E), and a common CLEAR input. To operate this device as an addressable latch, data is held on the D input, and the address of the latch into which the data is to be entered is held on the A, B, and C inputs. When ENABLE is taken low, the data flows through to the address outputs. The data is stored on the positive-going edge of the ENABLE pulse. All unaddressed latches will remain unaffected. With ENABLE in the high state, the device is deselected and all latches remain in their previous state, unaffected by changes on the data or address inputs. To eliminate the possibility of entering erroneous data into the latches, the ENABLE should be held high (inactive) while the address lines are changing. If ENABLE is held high and is taken low, all eight latches are cleared to the low state. If ENABLE is low, all latches except the addressed latch will be cleared. The addressed latch will instead follow the D input, effectively implementing a 3-to-8 line decoder.
All inputs are equipped with protection circuits to guard against static discharge and transient excess voltage.
Feature
- CDM: 1 kV
- HBM: 1.5 kV
- MM: 200 V
