74HC594D,118

The 74HC594D is a 8-bit serial-in/serial or parallel-out Shift Register with a storage register. Separate clock and reset inputs are provided on both shift and storage registers. The device features a serial input (DS) and a serial output (Q7S) to enable cascading. Data is shifted on the low-to-high transitions of the SHCP input and the data in the shift register is transferred to the storage register on a low-to-high transition of the STCP input. If both clocks are connected together, the shift register will always be one clock pulse ahead of the storage register. A low level on one of the two register reset pins (SHR\ and STR\) will clear the corresponding register. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.

Feature