13-bit to 26-bit registered buffer designed for 2.3V-2.7V VDD for PC1600 - PC2700 and 2.5V-2.7V VDD for PC3200, and supports low standby operation. All data inputs and outputs are SSTL_2 level compatible with JEDEC standard for SSTL_2.
Feature
- Differential clock signals
- Meets SSTL_2 signal data
- Supports SSTL_2 class I specifications on outputs
- Low-voltage operation
- VDD = 2.3V to 2.7V
- Available in 64 pin TSSOP and 56 pin MLF packages
- Exceeds ICSSSTVN16859 performance