久芯网

MX25L25635FZ2I-10G

  • 描述:存储类型: Non-Volatile 存储格式: FLASH 存储容量: 256Mb (32M x 8) 电源电压: 2.7伏~3.6伏 时钟频率: 104兆赫 供应商设备包装: 8-WSON (8x6)
  • 品牌: 旺宏 (Macronix)
  • 交期:2-3 工作日
渠道:
  • 自营
  • 得捷
  • 贸泽

起订量: 1

数量 单价 合计
1+ 30.97134 30.97134
10+ 27.37711 273.77112
30+ 25.24369 757.31082
  • 库存: 10736
  • 单价: ¥30.97134
  • 数量:
    - +
  • 总计: ¥30.97
在线询价

温馨提示: 请填写以下信息,以便客户代表及时与您沟通联系。

规格参数

  • 存储类型 Non-Volatile
  • 工作温度 -40摄氏度~85摄氏度(TA)
  • 安装类别 表面安装
  • 储存接口 串行外设接口
  • 存储格式 FLASH
  • 访达时期 -
  • 制造厂商 旺宏 (Macronix)
  • 部件状态 不适用于新设计
  • 技术 FLASH-NOR
  • 电源电压 2.7伏~3.6伏
  • 包装/外壳 8-WDFN Exposed Pad
  • 供应商设备包装 8-WSON (8x6)
  • 时钟频率 104兆赫
  • 单字、单页写入耗时 30s, 3ms
  • 存储容量 256Mb (32M x 8)

MX25L25635FZ2I-10G 产品详情

1. FEATURES
GENERAL
• Serial Peripheral Interface compatible -- Mode 0 and Mode 3
• Single Power Supply Operation
   - 2.7 to 3.6 volt for read, erase, and program operations
• 256Mb: 268,435,456 x 1 bit structure or 134,217,728 x 2 bits (two I/O mode) structure or 67,108,864 x 4 bits (four I/O mode) structure
• Protocol Support
   - Single I/O, Dual I/O and Quad I/O
• Latch-up protected to 100mA from -1V to Vcc +1V
• Low Vcc write inhibit is from 2.3V to 2.5V
• Fast read for SPI mode
  - Support clock frequency up to 133MHz for all protocols
  - Support Fast Read, 2READ, DREAD, 4READ, QREAD instructions.
  - Configurable dummy cycle number for fast read operation
• Quad Peripheral Interface (QPI) available
• Equal Sectors with 4K byte each, or Equal Blocks with 32K byte each or Equal Blocks with 64K byte each
  - Any Block can be erased individually
• Programming :
  - 256byte page buffer
  - Quad Input/Output page program(4PP) to enhance program performance
• Typical 100,000 erase/program cycles

• 20 years data retention

SOFTWARE FEATURES
• Input Data Format
 - 1-byte Command code
• Advanced Security Features
 - Block lock protection
 The BP0-BP3 and T/B status bits define the size of the area to be protected against program and erase
instructions
  - Advanced sector protection function (Solid and Password Protect)
• Additional 4K bit security OTP
   - Features unique identifier
   - factory locked identifiable, and customer lockable
• Command Reset
• Program/Erase Suspend and Resume operation
• Electronic Identification
  - JEDEC 1-byte manufacturer ID and 2-byte device ID
  - RES command for 1-byte Device ID
  - REMS command for 1-byte manufacturer ID and 1-byte device ID
• Support Serial Flash Discoverable Parameters (SFDP) mode

HARDWARE FEATURES
• SCLK Input
 - Serial clock input
• SI/SIO0
 - Serial Data Input or Serial Data Input/Output for 2 x I/O read mode and 4 x I/O read mode
• SO/SIO1
 - Serial Data Output or Serial Data Input/Output for 2 x I/O read mode and 4 x I/O read mode
• WP#/SIO2
 - Hardware write protection or serial data Input/Output for 4 x I/O read mode
• RESET#/SIO3
 - Hardware Reset pin or Serial input & Output for 4 x I/O read mode
• PACKAGE
- 16-pin SOP (300mil)
- 8-land WSON (8x6mm)
- All devices are RoHS Compliant and Halogen-free

2. GENERAL DESCRIPTION
  MX25L25635F is 256Mb bits serial Flash memory, which is configured as 33,554,432 x 8 internally. When it is in
two or four I/O mode, the structure becomes 134,217,728 bits x 2 or 67,108,864 bits x 4. MX25L25635F feature a
serial peripheral interface and software protocol allowing operation on a simple 3-wire bus while it is in single I/O
mode. The three bus signals are a clock input (SCLK), a serial data input (SI), and a serial data output (SO). Serial
access to the device is enabled by CS# input

  When it is in two I/O read mode, the SI pin and SO pin become SIO0 pin and SIO1 pin for address/dummy bits
input and data output. When it is in four I/O read mode, the SI pin, SO pin, WP# and RESET# pin become SIO0
pin, SIO1 pin, SIO2 pin and SIO3 pin for address/dummy bits input and data output.

   The MX25L25635F MXSMIO®(Serial Multi I/O) provides sequential read operation on whole chip.
After program/erase command is issued, auto program/ erase algorithms which program/ erase and verify the
specified page or sector/block locations will be executed. Program command is executed on byte basis, or page (256 bytes) basis, or word basis for erase command is executed on sector (4K-byte), block (32K-byte), or block (64K-byte),or whole chip basis.

   To provide user with ease of interface, a status register is included to indicate the status of the chip. The status read command can be issued to detect completion status of a program or erase operation via WIP bit.

   Advanced security features enhance the protection and security functions, please see security features section for
more details.

    When the device is not in operation and CS# is high, it is put in standby mode.

    The MX25L25635F utilizes Macronix's proprietary memory cell, which reliably stores memory contents even after
100,000 program and erase cycles.


(Picture:Pinout / Diagram)

MX25L25635FZ2I-10G所属分类:存储器,MX25L25635FZ2I-10G 由 旺宏 (Macronix) 设计生产,可通过久芯网进行购买。MX25L25635FZ2I-10G价格参考¥30.971343,你可以下载 MX25L25635FZ2I-10G中文资料、PDF数据手册、Datasheet数据手册功能说明书,可查询MX25L25635FZ2I-10G规格参数、现货库存、封装信息等信息!

旺宏 (Macronix)

旺宏 (Macronix)

Macronix是非易失性存储器(NVM)市场上领先的集成设备制造商,提供全系列NOR闪存和ROM解决方案。凭借其世界一流的研发和制造能力,Macronix将继续为消费者、通信、计算、汽车和其他领域的客...

展开
会员中心 微信客服
客服
回到顶部